Dr. Ahmed G. Abo-Khalil

Electrical Engineering Department

Classic RISC pipel

In the history of computer hardware, some early reduced instruction set computer central processing units (RISC CPUs) used a very similar architectural solution, now called a classic RISC pipeline. Those CPUs were: MIPS, SPARC, Motorola 88000, and later DLX.

Each of these classic scalar RISC designs fetched and attempted to execute one instruction per cycle. The main common concept of each design was a five-stage execution instruction pipeline. During operation, each pipeline stage would work on one instruction at a time.

Each of these stages consisted of an initial set of flip-flops, and combinational logic which operated on the outputs of those flops.

Office Hours

Monday 10 -2

Tuesday 10-12

Thursday 11-1

My Timetable

Contacts


email: [email protected]

[email protected]

Phone: 2570

Welcome

Welcome To Faculty of Engineering

Almajmaah University

IEEE

Institute of Electrical and Electronics Engineers

http://www.ieee.org/

http://ieeexplore.ieee.org/Xplore/guesthome.jsp

http://ieee-ies.org/

http://www.ieee-pes.org/

http://www.pels.org/

Links of Interest

http://www.utk.edu/research/

http://science.doe.gov/grants/index.asp

http://www1.eere.energy.gov/vehiclesandfuels/

http://www.eere.energy.gov/


القران الكريم

http://quran.muslim-web.com/

Travel Web Sites

http://www.hotels.com/

http://www.orbitz.com/

http://www.hotwire.com/us/index.jsp

http://www.kayak.com/

Photovoltaic Operation


Wave Power

World's Simplest Electric Train



PeltierModule-JouleThief-Fridge

homemade Aircondition

Salt water battery


إحصائية الموقع

عدد الصفحات: 2880

البحوث والمحاضرات: 1292

الزيارات: 46917