Dr. Ahmed G. Abo-Khalil

Electrical Engineering Department

Address decoder

In digital electronics, an address decoder is a decoder circuit that has two or more bits of an address bus as inputs and that has one or more device selection lines as outputs. When the address for a particular device appears on the address bus, the address decoder asserts the selection line for that device. A separate single-device address decoder may be incorporated into each device on an address bus, or a single address decoder may serve multiple devices. When a single address decoder serves multiple devices, an address decoder with n address input bits can serve up to 2n separate devices. Several members of the 7400 series of integrated circuit are address decoders. An example is the 74154. This address decoder has four address inputs and sixteen (i.e., 24 ) device selector outputs. An address decoder is also referred to as a "demultiplexer" or "demux," although these terms are more general and can refer to devices other than address decoders. The 74154 mentioned above can be called a "4-to-16 demux."

Address decoders are fundamental building blocks for systems that use buses. They are represented in all integrated circuit families and processes and in all standard FPGA and ASIC libraries. They are discussed in introductory textbooks in digital logic design.

Office Hours

No office hours

My Timetable


email: [email protected]

[email protected]

Phone: 2570


Welcome To Faculty of Engineering

Almajmaah University




Links of Interest





Travel Web Sites






ستقام اختبارات الميدتيرم يوم الثلاثاء 26-6-1440

حسب الجدول المعلن بلوحات الاعلان

Summer training

The registration for summer training will start from 5th week of second semester

Academic advising

Class registration week 1

برنامج التجسير

إحصائية الموقع

عدد الصفحات: 2879

البحوث والمحاضرات: 1280

الزيارات: 99555